

300 mA, Low Dropout CMOS Linear Regulator ADP1712/ADP1713/ADP1714

FEATURES

Maximum output current: 300 mA Input voltage range: 2.5 V to 5.5 V Light load efficient IGND = 75 μA with 100 μA load Low shutdown current: <1 μA Very low dropout voltage: 170 mV @ 300 mA load Initial accuracy: ±1% Accuracy over line, load, and temperature: ±2% 16 fixed output voltage options with soft start: 0.75 V to 3.3 V (ADP1712) Adjustable output voltage option: 0.8 V to 5.0 V (ADP1712 Adjustable) 16 fixed output voltage options with reference bypass: 0.75 V to 3.3 V (ADP1713) 16 fixed output voltage options with tracking: 0.75 V to 3.3 V (ADP1714) Low output noise: 40 μV rms High PSRR: 72 dB @ 1 kHz Stable with small 2.2 μF ceramic output capacitor Excellent load/line transient response Current limit and thermal overload protection Logic controlled enable 5-lead TSOT package

APPLICATIONS

Mobile phones Digital camera and audio devices Portable and battery-powered equipment Post dc-dc regulation

GENERAL DESCRIPTION

The ADP1712/ADP1713/ADP1714, available in a tiny, 5-lead TSOT package, are low dropout linear regulators that operate from 2.5 V to 5.5 V and provide up to 300 mA of output current. The low 170 mV dropout voltage at a 300 mA load improves efficiency and allows operation over a wide input voltage range. Using a novel scaling architecture, ground current is a very low 75 μA when driving a 100 μA load, making the ADP1712/ ADP1713/ADP1714 ideal for battery-operated portable equipment.

The ADP1712/ADP1713/ADP1714 are available in 16 fixed output voltage options. The ADP1712 is also available in an adjustable version, which allows output voltages that range from 0.8 V to 5 V via an external divider. The ADP1712 fixed version allows an external capacitor to be connected to program the

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TYPICAL APPLICATION CIRCUITS

Figure 1. ADP1712 with Fixed Output Voltage and Soft-Start Capacitor, 3.3 V

Figure 2. ADP1712 with Adjustable Output Voltage, 0.8 V to 5.0 V

Figure 3. ADP1713 with Fixed Output Voltage and Bypass Capacitor, 0.75 V

Figure 4. ADP1714 with Output Voltage Tracking

soft-start time. The ADP1713 allows a reference bypass capacitor to be connected, which reduces output voltage noise and improves power supply rejection. The ADP1714 includes a tracking feature, which allows the output to follow an external voltage rail or reference.

The ADP1712/ADP1713/ADP1714 are optimized for stable operation with small 2.2 μF ceramic output capacitors, allowing good transient performance while occupying minimal board space. An enable pin controls the output voltage on all devices, and an undervoltage lockout circuit disables the regulator if IN drops below a minimum threshold. The parts also have short circuit protection and thermal overload protection, which prevent damage to the devices in adverse conditions.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2007 Analog Devices, Inc. All rights reserved.

TABLE OF CONTENTS

REVISION HISTORY

1/07—Revision 0: Initial Version

SPECIFICATIONS

 $V_{IN} = (V_{OUT} + 0.5 V)$ or 2.5 V (whichever is greater), $I_{OUT} = 10$ mA, $C_{IN} = C_{OUT} = 2.2 \mu F$, $T_A = 25^{\circ}C$, unless otherwise noted.

Table 1.

1 Accuracy when OUT is connected directly to ADJ. When OUT voltage is set by external feedback resistors, absolute accuracy in adjust mode depends on the tolerances of resistors used.

² Based on an end-point calculation using 10 mA and 300 mA loads. See Figure 10 for typical load regulation performance for loads less than 10 mA.

² Based on an end-point calculation using 10 mA and 300 mA loads. Se[e Figure 10 fo](#page-6-1)r typical load regulation performance for loads less than 10 mA.
³ Dropout voltage is defined as the input-to-output voltage differentia voltages above 2.5 V.

4 Start-up time is defined as the time between the rising edge of EN to OUT being at 95% of its nominal value.

 5 Current limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 1.0 V output voltage is defined as the current that causes the output voltage to drop to 90% of 1.0 V, or 0.9 V.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 3. Thermal Resistance

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS

Table 4. Pin Function Descriptions

TJ (°C)

ILOAD (mA)

ILOAD = 300mA ILOAD = 200mA

ILOAD = 100mA

ILOAD = 100µA

10 60 110

06455-012

6455-012

06455-013

6455-013

06455-014

6455-014

ILOAD = 1mA ILOAD = 10mA

ILOAD = 100mA

ILOAD = 200mA

ILOAD = 300mA

TYPICAL PERFORMANCE CHARACTERISTICS

 $V_{\text{IN}} = 3.8 \text{ V}$, $I_{\text{OUT}} = 10 \text{ mA}$, $C_{\text{IN}} = C_{\text{OUT}} = 2.2 \mu\text{F}$, $T_A = 25 \text{°C}$, unless otherwise noted.

Figure 14. Ground Current vs. Input Voltage

VIN (V)

ILOAD = 1mA ILOAD = 10mA

Figure 21. Output Voltage Ramp-Up Time vs. Soft-Start Capacitor Value

Figure 22. ADP1713 Power Supply Rejection Ratio vs. Frequency (10 nF Bypass Capacitor)

Figure 23. ADP1712 Adjustable Power Supply Rejection Ratio vs. Input Voltage

Figure 24. ADP1712 Adjustable Power Supply Rejection Ratio vs. Output Voltage

THEORY OF OPERATION

The ADP1712/ADP1713/ADP1714 are low dropout linear regulators that use an advanced, proprietary architecture to provide high power supply rejection ratio (PSRR) and excellent line and load transient response with just a small 2.2 μF ceramic output capacitor. All devices operate from a 2.5 V to 5.5 V input rail and provide up to 300 mA of output current. Incorporating a novel scaling architecture, ground current is very low when driving light loads. Ground current in the shutdown mode is typically less than 1 μA.

Figure 25. Internal Block Diagram

Internally, the ADP1712/ADP1713/ADP1714 each consist of a reference, an error amplifier, a feedback voltage divider, and a PMOS pass transistor. Output current is delivered via the PMOS pass device, which is controlled by the error amplifier. The error amplifier compares the reference voltage with the feedback voltage from the output and amplifies the difference. If the feedback voltage is lower than the reference voltage, the gate of the PMOS device is pulled lower, which allows more current to pass and increases the output voltage. If the feedback voltage is higher than the reference voltage, the gate of the PMOS device is pulled higher, allowing less current to pass and decreasing the output voltage.

The ADP1712 is available in two versions, one with a fixed output voltage and one with an adjustable output voltage. The fixed output voltage is set internally to one of sixteen values between 0.75 V and 3.3 V, using an internal feedback network. The adjustable output voltage can be set to between 0.8 V and 5.0 V by an external voltage divider connected from OUT to ADJ. The ADP1713 and ADP1714 are available in fixed output voltage options only. The ADP1712 fixed version allows an external soft-start capacitor to be connected between the SS pin and GND, which controls the output voltage ramp during startup. The ADP1713 allows a reference bypass capacitor to be connected between the BYP pin and GND, which reduces output voltage noise and improves power supply rejection. The ADP1714 features a track pin, which allows the output voltage to follow the voltage at the TRK pin.

A logic on the EN pin determines if the output is active. When EN is high, the output is on, and when EN is low, the output is off.

SOFT-START FUNCTION (ADP1712)

For applications that require a controlled startup, the ADP1712 provides a programmable soft-start function. Programmable soft start is useful for reducing inrush current upon startup and for providing voltage sequencing. To implement soft start, connect a small ceramic capacitor from SS to GND. Upon startup, a 1.2 μA current source charges this capacitor. The ADP1712 start-up output voltage is limited by the voltage at SS, providing a smooth ramp up to the nominal output voltage. The soft-start time is calculated by

$$
T_{SS} = V_{REF} \times (C_{SS}/I_{SS})
$$
 (1)

where:

06455-023

TSS is the soft-start period.

VREF is the 0.8 V reference voltage.

CSS is the soft-start capacitance from SS to GND.

 I_{SS} is the current sourced from SS (1.2 μ A).

When the ADP1712 is disabled (using EN), the soft-start capacitor is discharged to GND through an internal 100 Ω resistor.

Figure 26. OUT Ramp-Up with External Soft-Start Capacitor

The ADP1712 adjustable version, ADP1713, and ADP1714 have no pins for soft start, so the function is switched to an internal soft-start capacitor. This sets the soft-start ramp-up period to approximately 24 μs.

Figure 27. OUT Ramp-Up with Internal Soft-Start

ADJUSTABLE OUTPUT VOLTAGE (ADP1712 ADJUSTABLE)

The ADP1712 adjustable version can have its output voltage set over a 0.8 V to 5.0 V range. The output voltage is set by connecting a resistive voltage divider from OUT to ADJ. The output voltage is calculated using the equation

 $V_{OUT} = 0.8 \text{ V} (1 + R1/R2)$ (2)

where:

R1 is the resistor from OUT to ADJ. *R2* is the resistor from ADI to GND.

The maximum bias current into ADJ is 100 nA, so for less than 0.5% error due to the bias current, use values less than 60 kΩ for R2.

BYPASS CAPACITOR (ADP1713)

The ADP1713 allows for an external bypass capacitor to be connected to the internal reference, which reduces output voltage noise and improves power supply rejection. A low leakage capacitor of 1 nF or greater (10 nF is recommended) must be connected between the BYP and GND pins.

TRACK MODE (ADP1714)

The ADP1714 includes a tracking mode feature. As shown in [Figure 28](#page-10-1), if the voltage applied at the TRK pin is less than the nominal output voltage, OUT is equal to the voltage at TRK. Otherwise, OUT regulates to its nominal output value.

For example, consider an ADP1714 with a nominal output voltage of 3 V. If the voltage applied to its TRK pin is greater than 3 V, OUT maintains a nominal output voltage of 3 V. If the voltage applied to TRK is reduced below 3 V, OUT tracks this voltage. OUT can track the TRK pin voltage from the nominal value all the way down to 0 V. A voltage divider is present from TRK to the error amplifier input with a divider ratio equal to the divider from OUT to the error amplifier. This sets the output voltage equal to the tracking voltage. Both divider ratios are set by postpackage trim, depending on the desired output voltage.

Figure 28. ADP1714 Output Voltage vs. Tracking Voltage with Nominal Output Voltage Set to 3 V

ENABLE FEATURE

The ADP1712/ADP1713/ADP1714 use the EN pin to enable and disable the OUT pin under normal operating conditions. As shown in [Figure 29,](#page-10-2) when a rising voltage on EN crosses the active threshold, OUT turns on. When a falling voltage on EN crosses the inactive threshold, OUT turns off.

Figure 29. ADP1712 Adjustable Typical EN Pin Operation

As can be seen, the EN pin has hysteresis built in. This prevents on/off oscillations that can occur due to noise on the EN pin as it passes through the threshold points.

The EN pin active/inactive thresholds are derived from the IN voltage. Therefore, these thresholds vary with changing input voltage. [Figure 30](#page-10-3) shows typical EN active/inactive thresholds when the input voltage varies from 2.5 V to 5.5 V.

UNDERVOLTAGE LOCKOUT (UVLO)

The ADP1712/ADP1713/ADP1714 have an undervoltage lockout circuit, which monitors the voltage on the IN pin. When the voltage on IN drops below 2 V (minimum), the circuit activates, disabling the OUT pin.

APPLICATION INFORMATION

CAPACITOR SELECTION Output Capacitor

The ADP1712/ADP1713/ADP1714 are designed for operation with small, space-saving ceramic capacitors, but they function with most commonly used capacitors as long as care is taken about the effective series resistance (ESR) value. The ESR of the output capacitor affects stability of the LDO control loop. A minimum of 2.2 μF capacitance with an ESR of 500 mΩ or less is recommended to ensure stability of the ADP1712/ADP1713/ADP1714. Transient response to changes in load current is also affected by output capacitance. Using a larger value of output capacitance improves the transient response of the ADP1712/ADP1713/ADP1714 to large changes in load current. [Figure 31](#page-11-1) and [Figure 32](#page-11-2) show the transient responses for output capacitance values of 2.2 μF and 10 μF, respectively.

Input Bypass Capacitor

Connecting a 2.2 μF capacitor from the IN pin to GND reduces the circuit sensitivity to printed circuit board (PCB) layout,

especially when long input traces or high source impedance are encountered. If greater than 2.2 μF of output capacitance is required, increasing the input capacitor to match is recommended.

Input and Output Capacitor Properties

Any good quality ceramic capacitors can be used with the ADP1712/ADP1713/ADP1714, as long as they meet the minimum capacitance and maximum ESR requirements. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior over temperature and applied voltage. Capacitors must have a dielectric adequate to ensure the minimum capacitance over the necessary temperature range and dc bias conditions. X5R or X7R dielectrics with a voltage rating of 6.3 V or 10 V are recommended. Y5V and Z5U dielectrics are not recommended, due to their poor temperature and dc bias characteristics.

CURRENT LIMIT AND THERMAL OVERLOAD PROTECTION

The ADP1712/ADP1713/ADP1714 are protected against damage due to excessive power dissipation by current and thermal overload protection circuits. The ADP1712/ADP1713/ADP1714 are designed to current limit when the output load reaches 500 mA (typical). When the output load exceeds 500 mA, the output voltage is reduced to maintain a constant current limit.

Thermal overload protection is included, which limits the junction temperature to a maximum of 150°C (typical). Under extreme conditions (that is, high ambient temperature and power dissipation), when the junction temperature starts to rise above 150°C, the output is turned off, reducing the output current to zero. When the junction temperature drops below 135°C (typical), the output is turned on again and output current is restored to its nominal value.

Consider the case where a hard short from OUT to ground occurs. At first the ADP1712/ADP1713/ADP1714 current limit, so that only 500 mA is conducted into the short. If self heating of the junction is great enough to cause its temperature to rise above 150°C, thermal shutdown activates, turning off the output and reducing the output current to zero. As the junction temperature cools and drops below 135°C, the output turns on and conducts 500 mA into the short, again causing the junction temperature to rise above 150°C. This thermal oscillation between 135°C and 150°C causes a current oscillation between 500 mA and 0 mA, which continues as long as the short remains at the output.

Current and thermal limit protections are intended to protect the device against accidental overload conditions. For reliable operation, device power dissipation needs to be externally limited so junction temperatures do not exceed 125°C.

THERMAL CONSIDERATIONS

To guarantee reliable operation, the junction temperature of the ADP1712/ADP1713/ADP1714 must not exceed 125°C. To ensure the junction temperature stays below this maximum value, the user needs to be aware of the parameters that contribute to junction temperature changes. These parameters include ambient temperature, power dissipation in the power device, and thermal resistances between the junction and ambient air (θ_{IA}). The θ_{IA} number is dependent on the package assembly compounds used and the amount of copper to which the GND pin of the package is soldered on the PCB. Table 5 shows typical θ_{JA} values of the 5-lead TSOT package for various PCB copper sizes.

¹ Device soldered to minimum size pin traces.

The junction temperature of the ADP1712/ADP1713/ADP1714 can be calculated from the following equation:

$$
T_J = T_A + (P_D \times \theta_{JA})
$$
 (3)

where:

TA is the ambient temperature.

 P_D is the power dissipation in the die, given by

$$
P_D = [(V_{IN} - V_{OUT}) \times I_{LOAD}] + (V_{IN} \times I_{GND}) \tag{4}
$$

where:

ILOAD is the load current.

IGND is the ground current.

VIN and *VOUT* are input voltage and output voltage, respectively.

Power dissipation due to ground current is quite small and can be ignored. Therefore, the junction temperature equation simplifies to the following:

$$
T_J = T_A + \{ [(V_{IN} - V_{OUT}) \times I_{LOAD}] \times \theta_{JA} \}
$$
 (5)

As shown in Equation 4, for a given ambient temperature, inputto-output voltage differential, and continuous load current, there exists a minimum copper size requirement for the PCB to ensure the junction temperature does not rise above 125°C. The following figures show junction temperature calculations for different ambient temperatures, load currents, input-to-output voltage differentials, and areas of PCB copper.

PRINTED CIRCUIT BOARD LAYOUT CONSIDERATIONS

Heat dissipation from the package can be improved by increasing the amount of copper attached to the pins of the ADP1712/ ADP1713/ADP1714. However, as can be seen from [Table 5, a](#page-12-1) point of diminishing returns eventually is reached, beyond which an increase in the copper size does not yield significant heat dissipation benefits.

Place the input capacitor as close as possible to the IN and GND pins. Place the output capacitor as close as possible to the OUT and GND pins. For the ADP1712 adjustable version, place the soft-start capacitor as close as possible to the SS pin. For the ADP1713, place the internal reference bypass capacitor as close as possible to the BYP pin. Use of 0402 or 0603 size capacitors and resistors achieves the smallest possible footprint solution on boards where area is limited.

Figure 39. Example PCB Layout

06455-035

OUTLINE DIMENSIONS

***COMPLIANT TO JEDEC STANDARDS MO-193-AB WITH THE EXCEPTION OF PACKAGE HEIGHT AND THICKNESS.**

Figure 40. 5-Lead Thin Small Outline Transistor Package [TSOT] (UJ-5) Dimensions shown in millimeters

ORDERING GUIDE

 $1 Z = Pb$ -free part.

©2007 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D06455-0-1/07(0) D06455-0-1/07(0)

www.analog.com

Rev. 0 | Page 16 of 16